IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:)
MARK L. DOCZY)
JUSTIN K. BRASK	j
JACK KAVALIEROS	j
UDAY SHAH	j
CHRIS E. BARNS	j
ROBERT S. CHAU	j
) Art Unit: unknown
Serial No.: unknown	j
) Examiner: unknown
Filed: unknown	
) Attorney Docket: P18245
For: A METHOD FOR MAKING	
A SEMICONDUCTOR) .
DEVICE THAT INCLUDES A)
METAL GATE ELECTRODE)

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

This Information Disclosure Statement is being submitted under 37 C.F.R. §1.97(b). Enclosed is a copy of Information Disclosure Citation Form PTO-1449 together with copies of the references cited on that form. It is respectfully requested that the cited references be considered and that the enclosed copy of Information Disclosure Citation Form PTO-1449 be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant(s).

Pursuant to 37 C.F.R. § 1.97, the submission of this Information Disclosure Statement is not to be construed as a representation that a search has been made

and is not to be construed as an admission that the information cited in this statement constitutes prior art or is otherwise material to patentability.

Respectfully submitted,

Dated: December 22, 2003

Mark V. Seeley Reg. No. 32,299

Intel Corporation Mail Stop SC4-202 2200 Mission College Blvd. Santa Clara, CA 95052-8119 (408) 765-7382

"Express Mail" mailing label number: 20 409 362035 W
Date of Deposit _ DICLALDEN 29 2003
I hereby state that I am causing this paper or fee to be perposited with
the United States Postal Service "Express Mail Post Office to Addressee"
service on the date indicated above and that this paper or tee has been
addressed to the Commissioner for Patents
PO Box 1450; Alexandria, Virginia 22313-1450
TENESA Eduardo
(Typed or printed name of person mailing paper or fee)
erso Edward
(Signature of person mailing paper or fee)
(Signature of person mailing paper or fee) 12 CLM DL 27, 2003
(Date signed)

Form PTC					t No.:	2P18245		Serial		known		
			lications Stat	tement				Applic	ant: Ma	rk L. Doczy	et al	
Use seve	rai sh	ieets if r	ecessary)					Filing	Date: Her	ewith		
				,				ı ı ııııg	water Hel	CTTICL		
REFEREN	ICE [DESIGN	ATION		U.S. F	PATENT DOC	UM	ENTS				
Examiner			Document	No.					Class	Sub-		ng date
nitials					•					Class	if a	ppropriate
*		AA	6,063,698		Tseng	et al.			438	585		
		AB	6,184,072		Kaushik et al.			438	197			
		AC	6,420,279		Ono et al.			438	785	ļ		
		AD	6,475,874		Xiang et al.			438	396	<u> </u>		
_		AE	6,514,828		Ahn et al.			438	240	╂		
		AF 6,544,906		Rotondaro et al. Chau et al.			438 438	785 240	+-			
		AG AH	6,617,209 6,617,210		Chau				438	240	+	
		Al	US2002/01	97790	 	ulli et al.			438	240	+	-
		AJ	US2003/03		Yu et				438	770	T	· · · · · · · · · · · · · · · · · · ·
		AK	US2003/00		+	ay et al.			438	591		
				FO	REIGN	PATENT DO	CUN	IENTS				
		Docum	ent No.	Date		Country			Class	Sub-Clas	s	Translation
	AL AM											
	ΙΔ	N Po				thor, Title, D					Inter	diffusion "
	<u> </u>	<u>ww</u>	w.eesc.berk	eley.edu	, 1 page)		33.20		Bullion		
	A					uency Respor		of 100ni	n Integrate	ed CMOS T	ransı	istors with
		Lu	et al., "Dual-			nology for De		Submici	on CMOS	Devices", o	dated	April 29,
	A		03, 1 page.	l "Dowfo	****	l-marayan and		Matal C	to CMOC	Tachaolasi		iah Cinahia
	A	Schwantes et al., "Performance Improvement of Metal Gate CMOS Technologies with GAQ Feature Sizes", Technical University of Hanburg-Harburg, 5 pages.						ith Gigabit				
Doczy et al., "Integrating N-type and P-type Metal Gate Transistors", Serial N							. 10/3	327,293,				
	A		Filed December 20, 2002 Brask et al., "A Method of Making Semiconductor Device Having a High-K Gate Dielectric",							l = =4.::="		
	A					•	ctor	Device	Having a l	nign-K Gate	e Die	iectric",
	A	Bra	Serial No. 10/387,303, Filed March 11, 2003 Brask et al., "A Method of Making Semiconductor Device Having a High-K Gate Dielectric", Serial No. 10/391,816, Filed March 18, 2003									
	A	Ch	Chau et al., "A Method for Making a Semiconductor Device Having a Metal Gate Electrode", Serial No. 10/431,166, Filed May 6, 2003									
	A	V Bra	Brask et al. "A Selective Etch Process for Making a Semiconductor Device Having a High-K Gate Dielectric," Serial No. 10/652,546, filed August 28, 2003									
	A۱	W Bra	Brask et al. "A Method for Making a Semiconductor Device Having a High-K Gate Dielectric,"									
	A	X Bra	Serial No. 10/642,796, filed August 28, 2003 Brask, "Methods and Compositions for Selectively Etching Metal Films and Structures," Serial									
	A	Y Bra	No. 10/658,225, filed September 8, 2003 Brask et al., "A Method for Making a Semiconductor Device Having a Metal Gate Electrode",									
	A	Z Bra	Serial No. 10/704,497, Filed November 6, 2003 Brask et al., "A Method for Etching a Thin Metal Layer", Serial No. 10/704,498, Filed November						l November			
	B	A Bra				ng a Semicon				ludes a Me	al G	ate
		Ele	ctrode", Seri	al No. Ui	nknown	, Filed Decem	ber	18, 200	3			

	ВВ	Brask et al. "A Method for Making a Semiconductor Device with a Metal Gate Electrode that is Formed on an Annealed High-K Gate Dielectric Layer", Serial No. Unknown, Filed December 19, 2003			
Examiner			Date Considered		
			ether or not citation is in conformance with MPEP 609; Draw line considered. Include copy of this form with next communication to		

Express Mail Label No.: EV 409 362 025 US